Simulation results are provided for the modified nanoscale Field Effect Diode (FED) used as a variable gain amplifier in automatic gain control systems. Field Effect Diode is similar to regular MOS transistors with the exception of using two gates over the channel region and oppositely doped source and drain. Its current-voltage characteristic results in large gain, low power dissipation and better frequency response compared with automatic gain control systems based on regular CMOS transistors. An added feature is the lack of short channel effects in Field Effect Diodes.
Introduction
As semiconductor industry pushes toward nanosize gate lengths, the need for alternative structures becomes more imperative as MOS performance undergoes degradations due to short channel effects. Among proposed alternative structures modified field effect diode (FED) [1] seems to be specifically suited for variable gain amplifier circuits. The configuration of a modified FED is provided in Fig. 1 . Modified Field Effect Diode has been simulated with exceptional results with regards to its I on /I off ratio and its lack of short channel effects which makes its down scaling possible [2, 9, 10, 11] . A FED device is fully compatible with CMOS technology, as FED devices can be fabricated with minor modifications to the regular CMOS process. For low frequency circuits the most common configuration of a VGA consists of an operational amplifier and a voltage controlled attenuator. The basic voltage controlled attenuator consists of a fixed resistor connected in series with a FET (usually a JFET) working in the triode region [3] . When a FET is used as a component of voltage attenuators it is important to keep in mind the following issues: a) The FET in triode region behaves as a resistor for small voltage values of V DS ; b) The output transconductance (g ds ) is approximately a linear function of V GS [3, 4, 5] .
The second topology that is commonly found in high frequency circuits is the Gilbert cell or an analog multiplier [6, 7, 8] . Although it was primarily designed to be used as a mixer, it has been included as a fundamental part of variable gain amplifiers. Using Gilbert cell and analog multiplier in contrast with DGMOS requires more area and have higher power consumption in VGA applications, but has got a better frequency response.
Simulation and modeling of nanoscale FED
In this paper a fit model has been extracted for modified FED's currentvoltage curves, with a channel length of 75 nm and oxide thickness of 2 nm (Fig. 1) . A simple analytical model was extracted as a library to be used in HSPICE simulations. Variable gain amplifiers based on nano FED were designed then simulated and the results were compared with the circuits using MOS transistors. PISCES-IIb was used to obtain I-V curves for different gate voltages.
There are two variable parameters,
is turn on voltage, and g(Vg d , Vg s ) is on state slope, which they are functions of V gs and V gd , estimated by the least square method. These functions were approximated with planar surfaces and also the coefficients of these surfaces were determined. V gs and V gd are ranged from −1.5 to +1.5 V. The g −1 is the dynamic resistance of FED when V ds > V ds0 .
V gs and V gd vary from −1.5 to +1.5 V. The surfaces are approximated with a planner surface with a, b and c coefficients for g and a , b and c coefficients for V ds0 that are gained with the least square solution. The change of V gs and V gd leads to change in the slope of the I-V curve. This variation of conductance is the principle of VGA operation. The ability of changing the turn on voltage of this device by changing V gd and V gs , is another advantage of this device. Using simple model in any circuit simulator leads to a breakage point in I-V curve; for an amplifier this issue results in high frequency harmonics and undesirable effects in its frequency response. Therefore a precise model has been extracted which is different from the previous simple model to some extent. In the current model, Fourier series of I ds according to V ds , V gs , V gd , V ds0 and g variations have been calculated. In this model the undesirable effects of the breakage in I-V curve have been removed. Using least square approximation for g and V ds0 , Fourier and simple models both have acceptable errors with extracted data.
The surface determining function g is coincide with extracted data of device simulator precisely, as the maximum error is 0.22 × 10 −3 Ω −1 for −1.5 V < V gd < 1.5 V and −1.5 V < V gs < 1.5 V, then the value of function g is 3.8 × 10 −3 Ω −1 for this error. So the maximum relative error for approximating function g by the least square solution is 5.8%. The deviation is increased by increasing absolute values of V gd and V gs . The maximum error of the function V ds0 for −1.5 < V gd < 1.5 and −1.5 < V gs < 1.5 is 0.08 V and the value of V ds0 is 1.2 V. So the maximum relative error is 6.7%. The deviation is highly increased by increasing V gs .
FED as a single stage amplifier
Then a FED as an amplifier element has been used. The circuit which is shown in Fig. 2 -a has been simulated with HSPICE simulator, and equations 1 and 2 are the DC biases of the circuit, obtained by the simple model. So, the quiescent point of this transistor reveals as:
Two different g m are considered in this circuit, based on the fact that control signal (in this case V gs ) is applied to drain-gate or source-gate:
The g ms is used when the input signal is applied to the source-gate and g md is used when the input signal is applied to the drain-gate. If the approximation of the function g with g = a.V gs + b.V gd + c, and V ds0 with V ds0 = a .V gs + b .V gd + c are used, the following equations will be obtained:
The gain voltage variation for a single stage of a FED amplifier is shown in Fig. 2-b . As illustrated in Fig. 2 -a the input signal is applied to G d and the conductance of the structure is analytically obtained as equation 5, which almost matches the HSPICE simulation results. In this case, (R d + R s ) is 10 kΩ, and the bias voltage value for G d is 1.48 volt. The maximum gain with the value of 60 occurs in V gs = −1.8 V. In addition, the DC level of output signal varies with V gs variation. Input signal amplitude is 1 mV. Also the frequency response of a one-stage MOSFET amplifier has been analyzed, which is compared with the FED amplifier. The CMOS technology with the channel length of 75 nm has been used as a single stage amplifier in HSPICE simulator. Its size, n+ and p+ concentration are similar to the FED device, as mentioned before in Fig. 1 .
The UGBW for the FED amplifier is 1.4 times of this parameter for a MOS amplifier with the same voltage gain. Although the junction capacitances in the FED model in circuitry simulation have been considered, the cut off frequency and UGBW values of this amplifier are more than single stage CMOS amplifiers with the same voltage gain in a FED stage.
The power consumption and bias points of the two circuits are summarized in the Table I . The voltage gains of both amplifiers are the same and are set to 18.4. The simulation results show that power consumption of the FED amplifier is less than two orders of magnitude compared with the MOS amplifiers. So, the frequency response of the FED amplifier is much better than a CMOS amplifier and it can be used for high frequency applications in VGA blocks. 
FED as a VCR in VGA circuits
In the next stage, the FED has been used as an active load in a differential amplifier. A variation in the resistance of FED in Voltage Control Resistance (VCR) causes the variations in gain. In the configuration of this circuit, one of the two gates is connected to the supply and the other one is connected to the control signal. A large range of gain variations is one of the advantages of this amplifier in comparison with the same circuits using only MOSFET. Low output resistance leads to high output current. Inherent gain of this amplifier leads to the use of this device in OTA applications.
The broad range of its gain increases the efficiency of this amplifier in OTA circuits. Maximum gain of this amplifier is about 40 which occurs in V gs = −1.5 V and V gd = 1.5 V with considering the values of junction capacitances, its UGBW is 1.9 times of this parameter value for using MOS as active loads in VGA.
So FED-VGA has a better frequency response in comparison with MOS-FET circuitry. The frequency response of this amplifier has been compared with its MOSFET dual circuits. So two FED pairs were used as an active load in a differential amplifier to reduce the power consumption and obtain a better frequency response.
This device can be used in AGC systems designing as a VGA block. The advantages of using a FED with respect to usual amplifiers are: 1) broad range of gain variations, 2) desirable frequency response, 3) no effects of DIBL, GIDL and SCE and 4) lower power consumption. Another differential amplifier as a second stage has been used to increase the voltage gain which has better condition in comparison with MOSFET as an active load in amplifier circuits. The largest gain variation happens while the highest voltage is applied to drain-gate. The power consumptions of the VGA based on FED and CMOS processes are 146.60 μw and 3.60 mw, respectively.
Summary and conclusion
In this paper for the first time a nanoscale Field Effect Diode was discussed as a VGA block in AGC systems. Because of the problems involved in Short Channel Effects in CMOS process it was considered to use a FED instead of MOS. A FED as a single stage amplifier was simulated. Comparison of the frequency response of a FED amplifier with the same circuit using only MOS shows that FED is definitely more suitable than MOS transistors in high frequency and low power applications. The advantage of FED in using less power consumption is because of the low bias current of FED in contrast with MOS. The analysis of the better frequency response of FED is as follows: in a common source MOS amplifier the dominant pole is ω H = 1/C T .Rs where C T = C gs + C gd (1 + g m (R D ||r o )). In FED case, between the drain and the drain-gate, also between source and source-gate a depletion region is formed, the value of the capacitance in the path of gate-source to source and also gatedrain to drain is in series with the oxide capacitance (C ox ) and the value of the C gs and C gd are reduced and cause the increase of the UGBW and so the frequency response of FED is better than MOS. Having variable gain is another reason for applying this device in VGA applications where its gain can be controlled by changing the voltage applied to source-gate and draingate. A large range of variation in voltage gain is one of the advantages of this amplifier in contrast with the same circuits using only MOSFET. Low output resistance leads to high output current. Inherent gain of this amplifier leads to the use of this transistor in OTA applications. As the last part of the simulations, FED was used as an active load in a differential amplifier to control the gain. Comparison of the frequency response of a VGA using FED as an active load with the same circuit using only MOS shows that FED-VGA has absolutely better performance in high frequency and low-power applications.
